Publication
Accomplishing PROMISE, PROgrammable MIxed Signal ASIC Electronics Framework
| dc.contributor.author | Berrojo, Luis | |
| dc.contributor.author | Veljkovic, Filip | |
| dc.contributor.author | Ayzac, Philippe | |
| dc.contributor.author | Maggioni-Mezzomo, Cecilia | |
| dc.contributor.author | Trouche, Christophe | |
| dc.contributor.author | Kakoulin, Michael | |
| dc.contributor.author | Franciscatto, Giancarlo | |
| dc.contributor.author | Berti, Laurent | |
| dc.contributor.author | Arslanov, Dmitry | |
| dc.contributor.author | Póvoa, Ricardo | |
| dc.contributor.author | Guilherme, Jorge | |
| dc.contributor.author | Roumkou, Anna | |
| dc.contributor.author | Tukkiniemi, Kari | |
| dc.date.accessioned | 2025-09-18T15:26:08Z | |
| dc.date.available | 2025-09-18T15:26:08Z | |
| dc.date.issued | 2022 | |
| dc.description.abstract | This paper presents the activities, current results and status of the PROMISE (PROgrammable MIxed Signal Electronics) project which started at the beginning of 2020 . The project has received funding from the European Union’s Horizon 2020 research and innovation program under grant agreement No 870358. It’s tailored to bring to the space community a flexible, cost competitive mixed-signal ASIC architecture design ecosystem built on a portfolio of silicon qualified hardened IP blocks. It includes analogue IPs such as ADC, DAC, PLL, LDO, BG, LO, POR and HV MOS transistors. A digital embedded FPGA core provides a flexible programmable element and an NVM permits reconfiguration abilities without the need of using an external memory. All these elements are included on the PILOT Circuit ASIC that will be submitted to electrical validation and radiation testing as part of the qualification process of these basic elements for their future use as building blocks. | eng |
| dc.identifier.citation | Luis Berrojo et al, “Accomplishing PROMISE, PROgrammable MIxed Signal ASIC Electronics Framework” 9th International Workshop on Analogue and Mixed-Signal Integrated Circuits for Space Applications, Madrid, (31 May – 3 June 2022) | |
| dc.identifier.uri | http://hdl.handle.net/10400.26/58723 | |
| dc.language.iso | eng | |
| dc.peerreviewed | no | |
| dc.relation.hasversion | https://indico.esa.int/event/388/contributions/6714/ | |
| dc.rights.uri | N/A | |
| dc.subject | Analogue IP | |
| dc.subject | Embedded FPGA | |
| dc.subject | Mixed Signal | |
| dc.subject | PROMISE | |
| dc.subject | ASIC | |
| dc.subject | ASSP | |
| dc.subject | Radiation hardening | |
| dc.subject | eFPGA | |
| dc.subject | Non Volatile Memory | |
| dc.subject | ADC | |
| dc.subject | DAC | |
| dc.subject | PLL | |
| dc.subject | LDO | |
| dc.subject | BANDGAP | |
| dc.subject | Local Oscillator | |
| dc.subject | Power On Reset | |
| dc.title | Accomplishing PROMISE, PROgrammable MIxed Signal ASIC Electronics Framework | eng |
| dc.type | conference proceedings | |
| dspace.entity.type | Publication | |
| oaire.citation.conferenceDate | 2022-05 | |
| oaire.citation.conferencePlace | Madrid, Espanha | |
| oaire.citation.title | 9th International Workshop on Analogue and Mixed-Signal Integrated Circuits for Space Applications (AMICSA) | |
| oaire.version | http://purl.org/coar/version/c_be7fb7dd8ff6fe43 |
Files
Original bundle
1 - 1 of 1
No Thumbnail Available
- Name:
- Accomplishing PROMISE, PROgrammable MIxed Signal ASIC Electronics Framework (European Space Agency – ESA).pdf
- Size:
- 1.44 MB
- Format:
- Adobe Portable Document Format
License bundle
1 - 1 of 1
No Thumbnail Available
- Name:
- license.txt
- Size:
- 1.85 KB
- Format:
- Item-specific license agreed upon to submission
- Description:
