Dynamic Voltage-Combiners Biased OTA for Low-Power High-Speed SC Circuits

Póvoa, R.; Canelas, A.; Martins, R.; Lourenço, N.; Horta, N.; Goes, J.

http://hdl.handle.net/10400.26/54463

Use this identifier to reference this record.

Name:	Description:	Size:	Format:
Dynamic_voltage-combiners_biased_OTA_for_low-power_and_high-speed_SC_circuits.pdf		773.9 KB	Adobe PDF	Download

Send Feedback

Authors

Abstract(s)

his paper presents the design of a fully-dynamic voltage-combiners biased CMOS operational transconductance amplifier, for low-power high-speed analog-to-digital converters and high-performance switched-capacitor filters, using the UMC 130nm node. The biasing is controlled by switched-capacitors and simulation results of an optimized solution using AIDA-C, a state-of-the-art multi-objective multi-constraint IC optimization tool, present a DC gain of 60.9dB, a gain-bandwidth product of 155.1MHz for a 6pF load and a current consumption of 0.69mArms for a sampling clock frequency of 100MHz.

URI

http://hdl.handle.net/10400.26/54463

Citation

R. Póvoa, A. Canelas, R. Martins, N. Lourenço, N. Horta and J. Goes, "A dynamic voltage-combiners biased OTA for low-power and high-speed SC circuits," 2017 13th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME), Giardini Naxos - Taormina, Italy, 2017, pp. 121-124