Publication
Power optimisation of both a high-speed counter and a retiming element for 2.4 GHz digital PLLs
| dc.contributor.author | Silva-Pereira, Marco | |
| dc.contributor.author | Vaz, J. Caldinhas | |
| dc.date.accessioned | 2025-11-20T14:18:08Z | |
| dc.date.available | 2025-11-20T14:18:08Z | |
| dc.date.issued | 2018-03 | |
| dc.description.abstract | The power optimisation at circuit level of a high-speed counter and aretiming circuit aimed for ultra-low-power digital phase-locked-loops(PLLs) is presented. The high-speed counter topology is based on awell-known asynchronous type with a precise sampling phase genera-tor. Different types of custom true single-phase clock (TSPC) logicstyle are briefly revised and then strategically used. It is shown that aparticular TSPC flip-flop when operating as a retiming element canachieve optimal power efficiency. A prototype was fabricated in anearlier generation 0.13 μm CMOS technology and characterised witha 1 V supply. Measurements show a state-of-the-art power consump-tion of about 48 μW when operating with a 2.4 GHz input signal. | eng |
| dc.description.version | info:eu-repo/semantics/publishedVersion | pt_PT |
| dc.identifier.citation | Silva‐Pereira, M., & Caldinhas Vaz, J. (2018). Power optimisation of both a high‐speed counter and a retiming element for 2.4 GHz digital PLLs. Electronics Letters, 54(5), 284-285. | |
| dc.identifier.doi | 10.1049/el.2017.4391 | |
| dc.identifier.uri | http://hdl.handle.net/10400.26/59907 | |
| dc.language.iso | eng | pt_PT |
| dc.peerreviewed | yes | |
| dc.publisher | Wiley | |
| dc.rights.uri | http://creativecommons.org/licenses/by-nc-nd/4.0/ | |
| dc.title | Power optimisation of both a high-speed counter and a retiming element for 2.4 GHz digital PLLs | eng |
| dc.type | journal article | |
| dspace.entity.type | Publication | |
| oaire.citation.endPage | 285 | pt_PT |
| oaire.citation.issue | 5 | |
| oaire.citation.startPage | 284 | pt_PT |
| oaire.citation.title | Electronics Letters | |
| oaire.citation.volume | 54 | pt_PT |
| oaire.version | http://purl.org/coar/version/c_970fb48d4fbd8a85 | |
| rcaap.type | article | pt_PT |
Files
Original bundle
1 - 1 of 1
No Thumbnail Available
- Name:
- Power optimisation of both a high‐speed counter and a retiming element for 2 4.pdf
- Size:
- 418.13 KB
- Format:
- Adobe Portable Document Format
License bundle
1 - 1 of 1
No Thumbnail Available
- Name:
- license.txt
- Size:
- 1.85 KB
- Format:
- Item-specific license agreed upon to submission
- Description: